Synopsys VCS Tool Tutorial-1: AND Gate Simulation || Verilog Code & Waveform Analysis
13:04
YouTubeIC Simulation by Dr. Chokkakula Ganesh
Synopsys VCS Tool Tutorial-1: AND Gate Simulation || Verilog Code & Waveform Analysis
In this video, we demonstrate the AND Gate simulation using the Synopsys VCS Tool with Verilog HDL. This tutorial covers: 🔹 Writing Verilog code for an AND gate 🔹 Setting up and running the simulation in Synopsys VCS 🔹 Analyzing waveforms using DVE (Design Vision Environment) Ideal for VLSI engineers, students, and anyone learning ...
4.2K viewsMar 23, 2025
Verilog Tutorial
Verilog HDL - Installing and Testing Icarus Verilog + GTKWave
9:49
Verilog HDL - Installing and Testing Icarus Verilog + GTKWave
YouTubeDerek Johnston
180.6K viewsMar 20, 2020
Introduction to Verilog HDL using Free Software Icarus, GTKWave, and VS Code
42:03
Introduction to Verilog HDL using Free Software Icarus, GTKWave, and VS Code
YouTubeboyfriendnibluefairy
84K viewsApr 25, 2022
Writing a Verilog Testbench
9:15
Writing a Verilog Testbench
YouTubealdecinc
100.1K viewsAug 28, 2017
Top videos
EDA Playground Introduction -- Simulate Verilog from a Web Browser
11:06
EDA Playground Introduction -- Simulate Verilog from a Web Browser
YouTubeEDA Playground
92.7K viewsNov 11, 2013
Xilinx Vivado 2025 simulation tutorial | Step by step procedure | Vivado Tutorial for RTL Design
19:13
Xilinx Vivado 2025 simulation tutorial | Step by step procedure | Vivado Tutorial for RTL Design
YouTubeExplore VLSI
7.5K views7 months ago
cadence simulation tutorial of digital design | verilog code simulation in cadence tool |VLSI design
5:46
cadence simulation tutorial of digital design | verilog code simulation in cadence tool |VLSI design
YouTubeExplore Electronics
63.1K viewsAug 5, 2021
Verilog Examples
JK Flip Flop in Xilinx using Verilog/VHDL | VLSI by Engineering Funda
8:51
JK Flip Flop in Xilinx using Verilog/VHDL | VLSI by Engineering Funda
YouTubeEngineering Funda
32K viewsOct 3, 2020
D Flip Flop in Xilinx using Verilog/VHDL | VLSI by Engineering Funda
5:46
D Flip Flop in Xilinx using Verilog/VHDL | VLSI by Engineering Funda
YouTubeEngineering Funda
17.9K viewsDec 7, 2020
Learn to code Verilog synchronous counter / VLSI Engineer project with code free / Verilog tutorial
8:11
Learn to code Verilog synchronous counter / VLSI Engineer project with code free / Verilog tutorial
YouTubesystem verilog
1.2K viewsMay 1, 2022
EDA Playground Introduction -- Simulate Verilog from a Web Browser
11:06
EDA Playground Introduction -- Simulate Verilog from a Web Browser
92.7K viewsNov 11, 2013
YouTubeEDA Playground
Xilinx Vivado 2025 simulation tutorial | Step by step procedure | Vivado Tutorial for RTL Design
19:13
Xilinx Vivado 2025 simulation tutorial | Step by step procedure | Vivado Tutorial for RTL Design
7.5K views7 months ago
YouTubeExplore VLSI
cadence simulation tutorial of digital design | verilog code simulation in cadence tool |VLSI design
5:46
cadence simulation tutorial of digital design | verilog code simulation in cadence tool |VLSI design
63.1K viewsAug 5, 2021
YouTubeExplore Electronics
Linux Ubuntu Icarus Verilog and gtkwave tutorial. Simulation and waveforms. Design practices.
23:46
Linux Ubuntu Icarus Verilog and gtkwave tutorial. Simulation and waveforms. Design practices.
11K viewsFeb 13, 2022
YouTubeEliteTian Recht
Simulating a VHDL/Verilog code using Modelsim SE.
10:03
Simulating a VHDL/Verilog code using Modelsim SE.
25.9K viewsNov 22, 2020
YouTubeV-Codes
Icarus Verilog Tutorial for Beginners | Install, Simulate & View Waveforms with GTKWave
8:18
Icarus Verilog Tutorial for Beginners | Install, Simulate & View Waveforms with GTKWave
396 views7 months ago
YouTubeAkash Mellalli
How to Write an FSM in SystemVerilog (SystemVerilog Tutorial #1)
5:38
How to Write an FSM in SystemVerilog (SystemVerilog Tutorial #1)
83K viewsDec 12, 2016
YouTubeCharles Clayton
7:36
How to Simulate and Test SystemVerilog with ModelSim (SystemVerilog Tutorial #2)
45.3K viewsDec 13, 2016
YouTubeCharles Clayton
16:37
Verilog simulation demo
5.6K viewsOct 11, 2022
YouTubeNPTEL-NOC IITM
13:22
UVM Hello World Tutorial
52.8K viewsMar 28, 2014
YouTubeEDA Playground
28:41
(Sponsored) FPGA Design Tutorial (Verilog, Simulation, Implementation) - Phil's Lab #109
124.1K viewsMay 31, 2023
YouTubePhil’s Lab
14:16
Write, Compile, and Simulate a Verilog model using ModelSim
307.2K viewsAug 31, 2013
YouTubeStudyvite
11:16
Verilog Simulation
12.3K viewsAug 31, 2016
YouTubeENGRTUTOR
4:58
eda playground for HDL simulation | Free online simulator for verilog | verilog tutorial
8.7K viewsJul 30, 2021
YouTubeExplore Electronics
16:40
Synopsys VCS Basic tutorial - HDL simulation flow
53.1K viewsAug 16, 2017
YouTubeVLSI Techno
12:44
Writing Basic Testbench Code in Verilog HDL | ModelSim Tutorial | Verilog Tutorial
41.7K viewsOct 15, 2020
YouTubeElectro DeCODE
10:03
Compile and Simulate Verilog in ModelSim
33.3K viewsJan 10, 2016
YouTubePSU ECE Tutors
5:55
How to use EDA Playground | Verilog | VLSI Frontend Design
31.9K viewsJun 2, 2021
YouTubePlanetSkillzz | VLSI & Embedded Careers
1:45
How to compile and Simulate with Questa
1.3K viewsJun 18, 2020
YouTubeRajender Dayal
28:17
FPGA Programming with Verilog : Full Adder BASYS3
40.4K viewsNov 26, 2021
YouTubedrselim
8:58
Free online Verilog Simulator | EDA PLAYGROUND
83.9K viewsJan 26, 2021
YouTubeAnand Raj
13:46
verilog code for Half Adder | simulation with testbench Waveform | online simulator
16.3K viewsDec 8, 2022
YouTubeExplore Electronics
23:03
Traffic Light Controller Using Verilog (with code)| Vivado| Moore Finite State Machine
90.8K viewsJul 18, 2020
YouTubeArjun Narula
40:03
Detailed Tutorial: Quartus, Verilog, Modelsim, Testbench and Schematic Design
20.8K viewsMar 20, 2019
YouTubeYouVizyon
11:25
How to Simulate a VHDL/Verilog code on Xilinx Vivado 2019.2
91.5K viewsFeb 3, 2020
YouTubeV-Codes
8:46
SystemVerilog Classes 1: Basics
124.9K viewsNov 21, 2018
YouTubeCadence Design Systems
21:03
Verilog code and test bench of Register File and RAM | ModelSim simulation | FPGA Memories
14.9K viewsJan 20, 2021
YouTubeElectro DeCODE
7:19
Verilog Example and Gate Level Simulation with Quartus Prime Lite Edition 20.1 and ModelSim
10.9K viewsSep 14, 2020
YouTubeTrie Maya
7:42
Simulate your Verilog HDL Design with Verilator + GTKWave
13.4K viewsMay 15, 2022
YouTubeChandler Klüser
See more