Abstract: This paper introduces a novel staggered terminal layout for SiC MOSFET multi-chip power modules. The proposed layout reduces parasitic inductance by canceling inductance within the power ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback