Purpose: Document the AERIS-10 Python GUI V6 (GUI_V6.py) architecture, including all dataclasses, USB communication, signal processing design (clustering and tracking), and display rendering.
Complete radar picture: CFAR stage verified in Verilog + MATLAB, mapped onto the AERIS-10 FPGA chain, with committed outputs and detailed licensing for thesis / portfolio use.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results