In this paper, the authors present the design optimization of one- and two-dimensional fully pipelined computing structures for area-delay power-efficient implementation of Finite Impulse Response ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results